Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

**.055”**

**.055”**

**1**

**2**

**4**

**3**

**G40J**

**MASK**

**REF**

**Top Material: Al**

**Backside Material: Si**

**Bond Pad Size: .0067” X .0067”**

**Backside Potential:**

**Mask Ref: G40J**

**APPROVED BY: DK DIE SIZE .055” X .055” DATE: 8/19/16**

**MFG: ON SEMI THICKNESS .013” P/N: MC78M24**

**DG 10.1.2**

#### Rev B, 7/1